

Appl. No. 10/065,921  
Amdt dated January 20, 2005  
Reply to Office Action dated September 21, 2004

### **REMARKS/ARGUMENTS**

#### **Objection to the Drawings**

Figure 1 has been objected to by the Examiner. Specifically, Figure 1 should be designated by a legend "Prior Art" because only that which is old is illustrated. Applicants, in response, have amended Figure 1 as suggested by the Examiner. Applicants therefore submit that the objection to the drawings has been traversed.

#### **Objection to the Drawings**

Claims 37-43 are objected to because for certain informalities as stated in the Office Action. Applicants have amended the claims to correct for these informalities. It is believed that these informalities are caused by the electronic filing software.

#### **Rejections under 35 USC § 102**

Claims 1-43 are rejected under 35 USC § 102(e) as being anticipated by Roehr et al. (U.S. 2004/0057275 A1). Applicants respectfully disagree.

As amended, claim 1 recites a method of operating a memory array with reduced noise coupling. The memory array includes a plurality of memory cells interconnected by wordlines, bitlines, and platelines, wherein the memory cells of the array are arranged in a plurality of columns in which a column comprises a bitline pair having first and second bitlines coupled to a sense amplifier. When performing a memory access to the array, one of the columns of memory cells is selected. A plateline pulse is provided to only the selected column while non-selected columns are not provided with the plateline pulse. By only providing the plateline pulse to the selected column, effects of coupling from adjacent columns are reduced.

Appl. No. 10/065,921  
Amdt dated January 20, 2005  
Reply to Office Action dated September 21, 2004

As for Roehr et al., it describes ferroelectric memory cells interconnected by wordlines, bitlines and platelines and arranged in a plurality of columns. To compensate for asymmetry that exists between cells on the bitline true and the bitline complement, different reference voltages are used to read cells from the different bitlines. Although Roehr et al. describes that a plateline pulse is provided during a memory access, Applicants submit that the plateline pulse is provided to all columns of the array. Roehr nowhere teaches or suggests providing the plateline pulse only to the selected column while the non-selected columns are not provided with the plateline pulse.


#### Conclusion

In view of the foregoing, Applicants believe that all claims now pending in this application are in condition for allowance. The issuance of a formal Notice of Allowance at an early date is respectfully requested.

Should the Examiner believe that a telephone conference would expedite prosecution of this application, please telephone the undersigned attorney at his number set out below.

Date: January 20, 2005

Respectfully submitted,



Dexter Chin  
Attorney for Applicants  
Reg. No. 38,842

Horizon IP Pte Ltd  
166 Kallang Way  
6<sup>th</sup> Floor  
Singapore 349249  
Tel.: (65) 9836 9908  
Fax: (65) 6746 8263

Appl. No. 10/065,921  
Amdt dated January 20, 2005  
Reply to Office Action dated September 21, 2004

**Amendments to the Drawings**

The attached replacement sheet includes changes to Figure 1 and replaces the original Figure 1. An annotated sheet showing changes made to Figure 1 is also attached.

Attachment: Replacement Sheet  
Annotated Sheet Showing Changes